

## HXSR01608 2M x 8 STATIC RAM



The monolithic, radiation hardened 16M bit Static Random Access Memory (SRAM) in a 2M x 8 configuration is a high performance 2,097,152 word x 8 bit SRAM fabricated with Honeywell's 150nm silicon-on-insulator CMOS (S150) technology. It is designed for use in low voltage systems operating in radiation sensitive environments. The RAM operates over the full military temperature range and requires a core supply voltage of 1.8V +/- 0.15V and an I/O supply voltage of 3.3V ± 0.3V or 2.5V ± 0.2V.

Honeywell's state-of-the-art S150 technology is radiation hardened through the use of advanced and


proprietary design, layout and process hardening techniques. There is no internal EDAC implemented.

It is a low power process with a minimum drawn feature size of 150 nm. Less than 150mW typical power at 40MHz operation. The SRAM is fully asynchronous with a typical access time of 13 ns at 3.3V. A seven transistor (7T) memory cell is used for superior single event upset hardening, while four layer metal power busing and the low collection volume SOI substrate provide improved dose rate hardening.

### FEATURES

- Fabricated on S150 Silicon On Insulator (SOI) CMOS
- 150 nm Process ( $L_{eff} = 110$  nm)
- Read Cycle Times  
Typical  $\leq 13$  ns  
Worst case  $\leq 20$  ns
- Write Cycle Times  
Typical  $\leq 9$  ns  
Worst case  $\leq 12$  ns
- Asynchronous Operation
- Total Dose  $\geq 1 \times 10^6$  rad(Si)
- Soft Error Rate  
Heavy Ion  $\leq 1 \times 10^{-12}$  Upsets/bit-day  
Proton  $\leq 2 \times 10^{-12}$  Upsets/bit-day
- Neutron  $\geq 1 \times 10^{14}$  cm<sup>-2</sup>
- Dose Rate Upset  
 $\geq 1 \times 10^{10}$  rad(Si)/s
- Dose Rate Survivability  
 $\geq 1 \times 10^{12}$  rad(Si)/s
- No Latchup
- Core Power Supply  
1.8 V ± 0.15 V
- I/O Power Supply  
3.3 V ± 0.3 V  
2.5 V ± 0.2 V
- CMOS Compatible I/O
- Operating Range is  
-55°C to +125°C
- 40-Lead Flat Pack Package

**FUNCTIONAL DIAGRAM**



**40 LEAD FLAT PACK PINOUT**

HXSR01608 Top View			
VSS	1	40	VDD
A0	2	39	A20
A1	3	38	A19
A2	4	37	A18
A3	5	36	A17
A4	6	35	A16
NCS	7	34	NOE
DQ0	8	33	DQ7
DQ1	9	32	DQ6
VDD2	10	31	VSS
VSS	11	30	VDD2
DQ2	12	29	DQ5
DQ3	13	28	DQ4
NWE	14	27	A15
A5	15	26	A14
A6	16	25	A13
A7	17	24	A12
A8	18	23	A11
A9	19	22	A10
VDD	20	21	VSS

**SIGNAL DEFINITIONS**

A (0-20)	Address input signals. Used to select a particular eight-bit word within the memory array.
DQ (0-7)	Bi-directional data signals. These function as data outputs during a read operation and as data inputs during a write operation.
NCS	Negative Chip Select input signal. Setting to a low level allows normal read or write operation. When at a high level, it sets the SRAM to a precharge condition and holds the data output drivers in a high impedance state. If the NCS signal is not used it must be connected to VSS. By setting to a high level, the standby currents are reduced.
NWE	Negative Write Enable input signal. Setting to a low level activates a write operation and holds the data output drivers in a high impedance state. When at a high level it allows normal read operation.
NOE	Negative Output Enable input signal. Setting to a high level holds the data output drivers in a high impedance state. When at a low level, the data output driver state is defined by NCS and NWE. If this signal is not used, it must be connected to VSS.
VDD	Core operating voltage. Typical value of 1.8V
VDD2	I/O Operating Voltage. Typical value of 3.3V or 2.5V

**TRUTH TABLE**

NCS	NWE	NOE	Mode	DQ
L	H	L	Read	Data Out
L	L	X	Write	Data In
H	X	X	Deselected	High Z

X: VIH or VIL,  
NOE=H: High Z output state maintained for NCS=X,  
NWE=X

## RADIATION CHARACTERISTICS

### Total Ionizing Radiation Dose

The SRAM will meet all stated functional and electrical specifications after the specified total ionizing radiation dose. All electrical and timing performance parameters will remain within specifications, post rebound (based on extrapolation), after an operational period of 15 years. Total dose hardness is assured by wafer level testing of process monitor transistors and RAM product using 10 KeV X-ray. Parameter correlations have been made between 10 KeV X-rays applied at dose rates of  $1 \times 10^5$  to  $5 \times 10^5$  rad(SiO<sub>2</sub>)/min at T= 25°C and gamma rays (Cobalt 60 source) to ensure that wafer level X-ray testing is consistent with standard military radiation test environments.

### Transient Pulse Ionizing Radiation

The SRAM is capable of writing, reading, and retaining stored data during and after exposure to a transient ionizing radiation pulse, up to the specified transient dose rate upset specification, when applied under recommended operating conditions. It is recommended to provide external power supply decoupling capacitors to maintain VDD and VDD2 voltage levels during transient events. The SRAM will meet any functional or electrical specification after exposure to a radiation pulse up to the transient dose rate survivability specification, when applied under recommended operating conditions. Note that the current conducted during the pulse by the RAM inputs, outputs, and power supply may significantly exceed the normal operating

levels. The application design must accommodate these effects.

### Neutron Radiation

The SRAM will meet any functional or timing specification after exposure to the specified neutron fluence under recommended operating or storage conditions. This assumes equivalent neutron energy of 1 MeV.

### Soft Error Rate

The SRAM is capable of meeting the specified Soft Error Rate (SER), under recommended operating conditions. The specification applies to both heavy ion and proton. This hardness level is defined by the Adams 90% worst case cosmic ray environment for geosynchronous orbits.

### Latchup

The SRAM will not latch up due to any of the above radiation exposure conditions when applied under recommended operating conditions. Fabrication with the SOI substrate material provides oxide isolation between adjacent PMOS and NMOS transistors and eliminates any potential SCR latchup structures. Sufficient transistor body tie connections to the p- and n-channel substrates are made to ensure no source/drain snapback occurs.

## RADIATION-HARDNESS RATINGS (1)

Parameter	Limits	Units	Test Conditions
Total Dose	$\geq 1 \times 10^6$	rad(Si)	T <sub>A</sub> =25°C, VDD2=3.6V, VDD=1.95V
Transient Dose Rate Upset	$\geq 1 \times 10^{10}$	rad(Si)/s	Pulse width = 50 ns, X-ray, VDD2 = 3.0V, VDD=1.65V, T <sub>C</sub> =25°C
Transient Dose Rate Survivability	$\geq 1 \times 10^{12}$	rad(Si)/s	Pulse width = 50 ns, X-ray, VDD2 = 3.6V, VDD=1.95V, T <sub>A</sub> =25°C
Soft Error Rate Heavy Ion Proton	$< 1 \times 10^{-12}$ $< 2 \times 10^{-12}$	Upsets/bit-day	VDD2=3.0V, VDD=1.65V, T <sub>C</sub> = 25 and 125°C, Adams 90% worst case environment
Neutron Fluence	$\geq 1 \times 10^{14}$	N/cm <sup>2</sup>	1MeV equivalent energy, Unbiased, T <sub>A</sub> =25°C

(1) Device will not latch up due to any of the specified radiation exposure conditions.

**ABSOLUTE MAXIMUM RATINGS (1)**

Symbol	Parameter	Rating		Units
		Min	Max	
VDD	Supply Voltage (core) (2)	-0.5	2.4	Volts
VDD2	Supply Voltage (I/O) (2)	-0.5	4.4	Volts
VPIN	Voltage on Any Pin (2)	-0.5	VDD2+0.5	Volts
TSTORE	Storage Temperature	-65	150	°C
TSOLDER	Soldering Temperature (5)		270	°C
PD	Maximum Power Dissipation (3)		2.5	W
IOUT	Average Output Current		15	mA
VPROT	Electrostatic Discharge Protection Voltage (4)	2000		V
TJ	Maximum Junction Temperature		175	°C
PJC	Package Thermal Resistance (Junction-to-Case)	40 Pin FP	2.0	°C/W

- (1) Stresses in excess of those listed above may result in immediate permanent damage to the device. These are stress ratings only, and operation at these levels is not implied. Frequent or extended exposure to absolute maximum conditions may affect device reliability.
- (2) Voltage referenced to VSS.
- (3) RAM power dissipation including output driver power dissipation due to external loading must not exceed this specification.
- (4) Class 2 electrostatic discharge (ESD) input protection voltage per MIL-STD-883, Method 3015
- (5) Maximum soldering temp of 270°C can be maintained for no more than 5 seconds.

**RECOMMENDED OPERATING CONDITIONS (1)**

Symbol	Parameter	Description			Units
		Min	Typ	Max	
VDD	Supply Voltage (core)	1.65	1.80	1.95	Volts
VDD2	Supply Voltage (I/O)	3.0	3.3	3.6	Volts
		2.3	2.5	2.7	
TC	External Package Temperature	-55	25	125	°C
VPIN	Voltage on Any Pin	-0.3		VDD2+0.3	Volts
VDD2/VDD Ramp Time	Supply Voltages Ramp Time			1.0	Second
VDDD/ VDD PDT (2)	Power Supply Power Down Time	5			msec

- (1) Voltages referenced to Vss.
- (2) Power Supplies must be turned off for power down time before turned back on.

**CAPACITANCE (1)**

Symbol	Parameter	Worst Case (1)		Units	Test Conditions
		Min	Max		
CA	Address Input Capacitance		5	pF	VIN=VDD or VSS, f=1 MHz
CC	NCS, NOE, NWE Input Capacitance		15	pF	VIN=VDD or VSS, f=1 MHz
CD	Data I/O, Capacitance		7	pF	VIN=VDD or VSS, f=1 MHz

- (1) This parameter is tested during initial qualification only.

**DC ELECTRICAL CHARACTERISTICS (1)**

Symbol	Parameter	Min	Max		Units	Test Conditions
			IDD	IDD2		
IDDSB (4)	Static Supply Current					VDD=max, Iout=0mA, Inputs Stable
	TA=25°C		5 (5)	0.3	mA	
	TA=85°C		9 (6)	0.3	mA	
	TA=125°C		30	0.3	mA	
IDDOP1	Dynamic Supply Current – Deselected		0.1	0.2	mA	VDD=max, Iout=0mA, F=1MHz, NCS=VIH (3)
IDDOP3	Operating Current - Disabled		2	5	mA	VDD=max, Iout=0mA, F=40MHz, NCS=VIH (3)
IDDOPW	Dynamic Supply Current, Selected (Write)					VDD2 and VDD=max, NCS=VIL (1) (2) (3)
	1 MHz		2	0.2	mA	
	2 MHz		4	0.4	mA	
	10 MHz		20	2	mA	
	25 MHz		50	5	mA	
	40 MHz		80	8	mA	
IDDOPR	Dynamic Supply Current, Selected (Read)					VDD2 and VDD=max NCS=VIL (1) (3)
	1 MHz		1	0.2	mA	
	2 MHz		2	0.4	mA	
	10 MHz		10	2	mA	
	25 MHz		25	5	mA	
	40 MHz		40	8	mA	
IDR	Data Retention Current TA=25°C (6) TA=125°C		2 20	0.2 0.2	mA	VDD=1V, VDD2=2V

Symbol	Parameter	Min	Max	Units	Test Conditions
II	Input Leakage Current	-5	5	µA	
IOZ	Output Leakage Current	-10	10	µA	Output = high Z
VIL	Low-Level Input Voltage		0.3xVDD2	V	VDD2=3.0V or 2.5V
VIH	High-Level Input Voltage	0.7xVDD2		V	VDD2=3.6V or 2.4V
VOL	Low-Level Output Voltage		0.4	V	VDD2=3.0V, IOL = 10mA
VOH	High-Level Output Voltage	2.7		V	VDD2=3.0V, IOH = 5mA

(1) Worst case operating conditions: VDD2=2.3V to 3.6V, VDD=1.65V to 1.95V, -55°C to +125°C. Post-radiation performance guaranteed at 25°C per MIL-STD-883 method 1019 up to 1MRad(Si) total dose.


(2) All inputs switching. DC average current.

(3) All dynamic operating mode current measurements (IDDOPx) exclude standby mode current (IDDSB)

(4) See graph below for typical static current values.

(5) For applications with maximum dose rates <1 Rad(Si)/s this value applies post total dose. For applications with maximum dose rates from 1 to 300Rad(Si)/s the 125°C limit applies post total dose at 25°C.

(6) This is an estimated maximum for reference and is not a pass/fail criteria.




**READ CYCLE AC TIMING CHARACTERISTICS (1)(2)**

Symbol	Parameter	VDD2 = 3.3V or 2.5V		Units
		Min	Max	
TAVAVR	Read Cycle Time (3)	20, 22		ns
TAVQV	Address Access Time (3)		20, 22	ns
TAXQX	Address Change to Output Invalid Time	4		ns
TSLQV	Chip Select Access Time		20, 22	ns
TSLQX	Chip Select Output Enable Time	0		ns
TSHQZ	Chip Select Output Disable Time		4	ns
TGLQV	Output Enable Access Time		6	ns
TGLQX	Output Enable Output Enable Time	0		ns
TGHQZ	Output Enable Output Disable Time		4	ns

- (1) Test conditions: VIL/VIH=0V/Vdd. Reference Tester Equivalent Load Circuit and Tester AC Timing Characteristics diagrams. Capacitive output loading CL=5 pF for TSHQZ and TGHQZ.
- (2) Worst case operating conditions: VDD2=2.3V to 3.6V, VDD=1.65V to 1.95V, TA=-55°C to 125°C, post total dose at 25°C.
- (3) Values shown for 3.3V and 2.5V VDD2, respectively.

**READ CYCLE AC TIMING**




**WRITE CYCLE AC TIMING CHARACTERISTICS (1)**

Symbol	Parameter	VDD2 = 3.3V Or 2.5V		Units
		Min	Max	
TAVAVW	Write Cycle Time (2)	12		ns
TWLWH	Write Enable Write Pulse Width	7		ns
TSLWH	Chip Select to End of Write Time	10		ns
TDVWH	Data Valid to End of Write Time	6		ns
TAVWH	Address Valid to End of Write Time	12		ns
TWHDX	Data Hold after End of Write Time	0		ns
TAVWL	Address Valid Setup to Start of Write Time	0		ns
TWHAX	Address Valid Hold after End of Write Time	0		ns
TWLQZ	Write Enable to Output Disable Time		4	ns
TWHQX	Write Disable to Output Enable Time	0		ns
TWHWL	Write Disable to Write Enable Pulse Width (3)	5		ns

- (1) Test conditions: VIL/VIH=0V/Vdd. Reference Tester Equivalent Load Circuit and Tester AC Timing Characteristics diagrams. Capacitive output loading  $C_L=5$  pF for TWLQZ. Worst case operating conditions: VDD2=2.3V to 3.6V, VDD=1.65V to 1.95V, -55°C to 125°C, post total dose 25°C
- (2)  $TAVAVW = TWLWH + TWHWL$
- (3) Guaranteed but not tested.

**WRITE CYCLE AC TIMING**



## DYNAMIC ELECTRICAL OPERATION

### Asynchronous Operation

The RAM is asynchronous in operation. Read and Write cycles are controlled by NWE, NCS, and Address signals.

### Read Operation

To perform a valid read operation, both chip select and output enable (NOE) must be low and write enable (NWE) must be high. The output drivers can be controlled independently by the NOE signal.

It is important to have the address bus free of noise and glitches, which can cause inadvertent read operations. The control and address signals should have rising and falling edges that are fast (<5 ns) and have good signal integrity (free of noise, ringing or steps associated reflections).

To control a read cycle with NCS, all addresses must be valid prior to or coincident with the enabling NCS edge transition. Address edge transitions can occur later than the specified setup times to NCS; however, the valid data access time will be delayed. Any address edge transition, which occurs during the time when NCS is low, will initiate a new read access, and data outputs will not become valid until TAVQV time following the address edge transition. Data outputs will enter a high impedance state TSHQZ time following a disabling NCS edge transition.

For an address activated read cycle, NCS must be valid prior to or coincident with the address edge transition(s). Any amount of toggling or skew between address edge transitions is permissible; however, data outputs will become valid TAVQV time following the latest occurring address edge transition. The minimum address activated read cycle time is TAVAVR. When the RAM is operated at the minimum address activated read cycle time, the data outputs will remain valid on the RAM I/O until TAXQX time following the next sequential address transition.

To perform consecutive read operations, NCS is required to be held continuously low, and the toggling of the addresses will start the new read cycle.

### Write Operation


To perform a write operation, both NWE and NCS must be low.

The write mode can be controlled via two different control signals: NWE and NCS. Both modes of control are similar, except the NCS controlled modes actually disable the RAM during the write recovery pulse. Only the NWE controlled mode is shown in the table and diagram on the previous page for simplicity; however, each mode of control provides the same write cycle timing characteristics. Thus, some of the parameter names referenced below are not shown in the write cycle table or diagram, but indicate which control pin is in control as it switches high or low. To write data into the RAM, NWE and NCS must be held low for at least TWLWH/TSLWH time. Any amount of edge skew between the signals can be tolerated, and any one of the control signals can initiate or terminate the write operation. The DATA IN must be valid TDVWH time prior to switching high.

Consecutive write cycles can be performed by toggling one of the control signals while the other remains in their "write" state (NWE or NCS held continuously low). At least one of the control signals must transition to the opposite state between consecutive write operations.

For consecutive write operations, write pulses (NWE) must be separated by the minimum specified TWHWL/TSHSL time. Address inputs must be valid at least TAVWL time before the enabling NWE/NCS edge transition, and must remain valid during the entire write time. A valid data overlap of write pulse width time of TDVWH, and an address valid to end of write time of TAVWH also must be provided for during the write operation. Hold times for address inputs and data inputs with respect to the disabling NWE/NCS edge transition must be a minimum of TWHAX time and TWHDX time, respectively. The minimum write cycle time is TAVAVW.

**TESTER AC TIMING CHARACTERISTICS**



\* Input rise and fall times < 5 ns


**RELIABILITY**

For many years Honeywell has been producing integrated circuits that meet the stringent reliability requirements of space and defense systems. Honeywell has delivered thousands of QML parts since first becoming QML qualified in 1990.

Using this proven approach Honeywell will assure the reliability of the SRAMs manufactured with the S150 process technology. This approach includes adhering to Honeywell's General Manufacturing Standards for:

- Designing in reliability by establishing electrical rules based on wear out mechanism characterization performed on specially designed test structures (electromigration, TDDB, hot carriers, negative bias temperature instability, radiation)
- Utilizing a structured and controlled design process
- A statistically controlled wafer fabrication process with a continuous defect reduction process
- Individual wafer lot acceptance through process monitor testing (includes radiation testing)
- The use of characterized and qualified packages
- A thorough product testing program based on MIL-PRF-38535 and MIL-STD 883.

**TESTER EQUIVALENT LOAD CIRCUIT**



**QUALIFICATION AND SCREENING**

The S150 technology was qualified by Honeywell after meeting the criteria of the General Manufacturing Standards and is QML Qualified. This approval is the culmination of years of development and requires a considerable amount of testing, documentation, and review. The test flow includes screening units with the defined flow (Class V and Q equivalent) and the appropriate periodic or lot conformance testing (Groups B, C, D, and E). Both the S150 process and the SRAM products are subject to period or lot based Technology Conformance Inspection (TCI) and Quality Conformance Inspection (QCI) tests, respectively.

Group A	General Electrical Tests
Group B	Mechanical - Dimensions, bond strength, solvents, die shear, solderability, Lead Integrity, seal, acceleration
Group C	Life Tests - 1000 hours at 125C or equivalent
Group D	Package related mechanical tests - Shock, Vibration, Accel, salt, seal, lead finish adhesion, lid torque, thermal shock, moisture resistance
Group E	Radiation Tests




Honeywell delivers products that are tested to meet your requirements. Products can be screened to several levels including Engineering Models and Flight Units. EMs are available with limited screening for prototype development and evaluation testing.

**PACKAGING**

The 2M x 8 SRAM is offered in a 40-lead flat pack. This package is constructed of multi-layer ceramic ( $Al_2O_3$ ) and contains internal power and ground planes. The package lid material is Kovar and the finish is in accordance with the

requirements of MIL-PRF-38535. The finished, packaged part weighs 6.5 grams.

**PACKAGE OUTLINE**



SYMBOL	COMMON DIMENSIONS (MILLIMETERS)			COMMON DIMENSIONS (INCHES)		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	2.62	2.87	3.13	.102	.112	.122
A1	2.17	2.41	2.65	.086	.095	.104
b	0.41	0.46	0.51	.016	.018	.020
c	0.10	0.15	0.20	.004	.006	.008
D1	21.47	21.67	21.87	.845	.853	.891
e	1.14	1.27	1.40	.045	.050	.055
E1	25.45	25.65	25.85	1.002	1.010	1.018
L	---	40.89	---	---	1.610	---
L1	9.25	9.61	---	.364	.379	---
L2	3.10	3.30	3.50	.122	.130	.138

